Title: The Design of on Automatic Electronic Preonodizer.
APPROVED SY MEMBERS OF THE THESIS COMMITTEE:
The topic of th is thesis is the design of on automatic preonodizer to be used to pread just prec ision tantalum resistors by anodizing their surfaces. The purpose of the preonodizer is to generate a controllable voltage romp to be applied too set of tanta lum resistors which ore immersed in o suitable electrolyte. The slope ond maximum value of the voltage romp ore set to produce the current required for proper onodizotion of the resistors. The rote of onodizotion determines the rote of change of the resistor value. This thesis covers the design of on electronic device to meet a set of requirements specified by the Western Electric Company. The primary tasks the device hos to perform ore the generation of a linear vo ltage romp of adjustable slope and maximum voltage and the supp ly of a given maximum current. Metering c ircui Is ore provided lo measure, store ond disploy the current and the maximum value reoched by the romp voltage.
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The device contains the logic circuits necessory to stort the romp on operator command. The logic also detects the amplitude o f the rom p voltage and slops it when it reaches the value set on o maximum vo ltage control. The logic circuit lights on error light when the ramp does not comp lete o normal cycle .
The requirements of the device covered many oreos in electronic technology. The author hod lo do considerable research in these differen t areas in order lo design the necessary circuits. The oreos of concern ore os follows:
1. Power supply . Involved the study of the characteristics of modern power transformers, rectifier diodes, integrated circuit regulators ond filter elements .
2. Power amplifier ond preamplifier. Involved the study of power transistor circuits, methods of compounding multiple transistors to withstond the required power ond provide sufficient go in, methods of driving the power amplifier ond methods of dissipating the heot generated. 
4.
Metering circu its. Involved the s tudy of sample ond hold circuits ond operationa l amplifier scaling c ircuits .
5 . logic circuits. Involved the study of various logic families ond the decision making ond switching methods that could be accomplished .
The design wos completed ond o production run of le n uni ts wos mode. A colibrotion ond test procedure wos written in order to les t the various circuits over o wide range of input vol loges ond ambient temperolure . The tests were run on the production quantity of ten units. A.II ten units passed al l requirements with o safety factor of 2 or more . The units hove bcsn in doily operation a t the Wes tern Electric plant for approximately two yeors. To this dote none of the un its hove foiled. The Western Electric Company is pleased ond the designer is quite happy to hove achieved this measure of success with his project.
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Typ ical soturatian-voltage characteristics for type 2N6259 The design objectives were determined from requirements set by the Western Electric Compony. Additiona I r~quiremenls were considered nr.cessary for equipment safety and product protection. Among these added features arP I wo levels of current limiting, voltage foldbock ot the current limit and an error mode providing indications of improper preanodizotion such as o short circuited load. 
I DESCR IPTION OF TANTALUM RES ISTOR FABRICATION
The res istor ls fabricated l:y depositing o thin film of tantalum or lontolum nitride on on insulating substrate such as ceramic. The deposition is mode approximately 30% thicker than calculated sc that all resistors will IY.ive o resistance lower than the desired value. An electrolytic paste is then applied to the resistor surface and de current is passed through the electrolyte and the lontolvm resistor as shown in Figure l . This current converts the resistor's surface to on insulating ox ide. This process is called onodization and it produces two desirable quoliries:
1. The resistance value is increased because os the surface is being converted to on insulating oxide, the conduction path is mode thinner.
The increase in oxide formation {and resistance value) is closely related to the current density and the time the current is o llowed lo flow os shown in Figure 2 , The va Ive of the resistor con be precisely adjusted by carefully controlling lhese two poran1eters . 
REQUIREMENTS AND SPECIFICATIONS
The preonodizer wos designed to meet the following reqvirem.,nts ond specifications os set forth by the Western Electric Company. See Figure 11, 3. Provide sample and hold circuits ro store lhe maximum lood voltage and currenl reached during lhe preonodizing cycle and feed these vo lues to front pone I meters for display with on occu1·ocy of ±3%.
4. Provide o current limiting circu it such thot the moximum curren~ during o normal preonodizing cycle will be 2 amperes but will drop to l ampere maximum in cose of o lood resistance which is so low that the vol toge con not be fo I lowed o t o lood current of 2 amperes. Th is requirement o llows o Ion to lum resistor, or group of them, which starts with o very low surface rcshtonce, lo be anodized with o lower current level. As the anodized layer builds, the surface resistance increases and the current limiting circuits con return to ~.ormol.
5. Provide relay switching so that the resistors being anodized ore switched lo the preonodizer dvring its cycle, then switched bock lo the mulliplexer of the ESI model SP 3477.
6. Provide o circuit that will detect when the preanodizing cycle \\os not successfully completed, i .c ., 11\ t maximum romp vol toge wos never reached dl'e too lood resistance loo low lo support the romp volt- 
4.
The transfonner resistance is less than 5 ohms.
5. The output stage hos been designed as on emitter follower so tho I any reasonable variation in collector voltage wil I not be present ocros~ the load. This con be verified by looking at Figure 7 or the :2N62S9 transistor curves and noting that the change in col leclor eurren l versu~ collector voltage around 2 amperes is opproximolely 10%. The load regulolion allowed by the fi lter capacitor con then be sci at 10%.
This wou Id yie Id o change in load current versus fi lier chorocleristics of 10%of 10%or !%which is wel l within the design requirements.
The transformer outp~t vol toge ca11 now be calculated, Boylestod and Washelsky (2), as: This would yield 89.12 volts out with 100 volts in at 83% efficiency.
2 . Secondary resistance or 3. 15 ohms. A bleeder resistance of 13 kilohms wos connected across th e filter capacitor. This allows the power supply to discharge to app1·oxima tcly 37 volts in 20 seconds (one RC time of ( 13) ( 10 3 )(1600)( 10-6 ) = 20 seconds) . This is fast enough lo allow protection to a service person gaining entry to the unit .
II POWER AMPLIFIER
Refer lo Figure 12 , power amplifier and Figure 13 , page 15, preamplifier .
Several types of power amplifier circuits were considered before the final design wos chosen.
Two general types of circuits presented in the literature, Radio Corporation of America (3) ond C1.1tl or (5), wer~ Fin:illy singled out for final consideration .
One type is a common-emitter connection which provides the output from the collectors of the output transistors. This type of circuit provides on excellent isolation of the load from th e power amplifier because of its high collector impedances and wou Id be thus on exec I lent choice for a current output application. The preonodizer, however, re-iuires that the output be a linear voltage romp rather than o current romp. This voltage romp could have been achieved with suitable negative feedback from the load lo the preampl ifi er input. This method was tried but rejected because the lood could consist of not on ly fair ly low resistance but of a foirly high capacitance . When thi; capacitance was sir.wloted the phase of the feedback bock loop shifted for enough for the circuit lo osci I late.
The other type of power amplifier circuit, which was the choice for this project, is coiled on emitter follower. The load.is placed in the emitter circuit and the collector is held al signal common. The output voltage across the load now follows the variation of input voltage applied to the bases withi n one em itter base diode voltage drop. All negative feedback required for slobi I it~ and si911a I linearity con now be done in the preamplifier which provides isolation fro1n the capacitance and assures stability. 
Selection of Heat Sinking Methods
Since it Is lmprocl ico l to remove o il the heat from the devices.:> t hat its tempera ture would remain a t 25°C, we mus t determ ine what temperature con be a I lowed. The transistor junction tempera tvre co rf not go above 200" C, Figure 5 , page 18, without damage ot the required power dissipat ion of 102 watts maximum .
The heot sil'king requiremen ts ore determ ined by use of the thermo I onology to Ohm's I.ow shown in Figures 9 and 10 , page 19 . From this ana logy we ice that the junction temperature is:
. re MAX.
• 
--(PULSED) -
,,,.,,, Figure 10 . Junclion lo ambient temperature distribution of transistor T.
• T + P(e. + e + e ) These were mounted in a sheet metal tunne l with o Ro~ron model 174 fan blowing air ot 100 cubic Feet per minute through lhe tunne l over the sinb as seen in Figure  12 , page 14. This combination provides o 9 of less than 0 . 25° C per watt which so provides a two times soFety factor over the requ irement.
Power An1pliFier Circuit
The input base drive current required for o 2N6259 is determined From the curves of Hre shown in Figure 6 , page 18. From Figure 6 the current transFer ratio for an cutout current o F 2 amoeres is 80. In this design on Hre of 50 was assumed to be conservative. The input base drive current required is then: I be: Commercial operationa l amplifiers tho1 could meet the preamplifier requirements were quite expensive. It was therefore decided lo design o preamplifier using discrete componen ts. The following description shows tho I the oporo11on is very simila r too commercia l operat iona l amplifier. 'tfUT
s""n. 
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VI CONTROL LOGIC
The contro l logic, Figure 17 , satisfies requirements 5 ond 7 performing the following functions when the operotor pushes the stort button.
I. Removes the short ocross the integrating capocitor so the ramp can start.
2. Switches the crass point sconner relays, Figure 18 , page 36, which tronsfer the resistors being onodized from the main system to the preonodizer .
3 . Switches the c urrent ond voltage sample ond hold circuits to the sample mode.
4 . Detects when the desired V moximum is reoched and termi notes the cycle by reversi ng the operotions performed in I ond 2 above.
5. Term ina tes the cyc le if the ramp never reaches V moximum due to the load being too low in impedonce. Th is is done on o time out signa I from the integrotor os described in Subsection IV.
The logic circuits were designed using Transistor ..
• ·i state. It olso tronsFers the operator stort switch through SJ in position 3 to the moin system ond disconnects the mo in system stor t from the preonodizer start through S2. The Function oF sections SJ, S4, SS ond S6 will be described loter .
The operation of the logic board is OS follows:
1. A logic low from the start button is applied to printed c ircuit connector pin W causing pin UJ-8 to go to logic low. This logic low is Formed into o fost negative transition by CJ, R2, and R3. Releasing the start button resets pin 8 too logic high.
2. The fast negative transition Formed by Cl is applied to pin I of U2 causing o 3 millisecond logic high at pin 3 oF U2 which when inverted at pin 2 of UJ provides the strobe signal necessary to switch the relays and transfer the load . The 3 millisecond logic low at pin 6 of U2 is op;>lied to pin I of UI setting this Fl ip-Flop to logic high a t pin 3 oF UI to signo I the start of meter sampling. The logic low at pin 6 oF Ul removes the short across the integrating capacitor to start the romp and provides the logic level necessary to direct the load switching re lays lo the proper state. 5. The load is not tronsferred from the preo nodizer to the ma in system unti l the output romp hos decayed from its negative value back up to a voltage very close to ze ro as detected by the com para ta r formed by operationol omp liHer U6 . When th is occurs the flip-flop formed by US produces a 3 millisecond' strobe pulse at p in 8 which is inverted at pin 6 o f U3 . This inverted pulse strobes the load switching re lays so that they return the load to the ma in system. This inverted pulse also provides the start pulse for the main system through $2 of the status sw itch .
The preonodiz ing cycle is now complete and the unit stonds by woiting for onother start from the operator.
When the preonodizer is switched out by the status switch the following functions ore performed .
I . The start button ls connected to the ma in system through SI .
2. The start from the preonodizer ~o the main system is disconnected by 52.
3. S3 in position 2 prov ides o relay strobe by completing the base circui t of QI to ground . At the same time P<>sition 2 of 54 applies a ground to pin 4 of UJ forcing pin 6 of UJ to a logic high. This gives the load re lay the address to transfor the load to the main system and signo Is the integrator to terminote any romp it hos started .
